Applicant: Patrice Roussel Attorney's Docket No.: 10559-644001 / P12488

Serial No.: 10/032,144

Filed: December 20, 2001

Page : 2 of 6

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

Claims 1-18. (Canceled)

19. (Currently amended) A method executed in a processor comprising:

loading a first number N of bits from a <u>second extended multimedia register</u> source into a lower half of a 2N wide-bit <u>first extended multimedia</u> <u>destination</u> register and in a upper half of the 2N-bit wide <u>first extended multimedia</u> destination register.

20. (Currently amended) The method of claim 19 in which the <u>second extended multimedia</u> register source is a memory location and where N is 64 bits.

21. (Original) The method of claim 20 in which the memory location contains a double floating point data type.

22. (Currently amended) The method of claim 19 in which the <u>second extended multimedia</u> register source is a 128-bit source register and N is 64 bits.

23. (Original) The method of claim 19 in which the 128-bit source register contains a double floating point data type.

Claims 24-72. (Canceled)

73. (Currently amended) A processor comprising:

Applicant: Patrice Roussel Attorney's Docket No.: 10559-644001 / P12488

Serial No.: 10/032,144

Filed: December 20, 2001

Page : 3 of 6

basic program registers;

an address space;

floating point unit (FPU) registers;

single instruction multiple data (SIMD) extension registers;

- a first extended multimedia source register;
- a second extended multimedia destination register; and

logic to load a first portion of bits of the <u>second extended multimedia</u> source register into a first portion of the <u>first extended multimedia</u> destination register and duplicate that first portion of bits in a subsequent portion of the <u>first extended multimedia</u> destination register.

- 74. (Currently Amended) The processor of claim 73 in which the first portion of the <u>second</u> extended multimedia source register is 64-bits representing a double floating point data type in a memory location.
- 75. (Currently Amended) The processor of claim 73 in which the first portion of the <u>second</u> extended multimedia source register is 64-bits representing a double floating point data type in another source register.
- 76. (Currently Amended) The processor of claim 73 in which the first portion of the <u>first</u> extended multimedia destination register is loaded with bits [63-0] of the first portion of the <u>second extended multimedia source</u> register and the subsequent portion of the <u>first extended multimedia destination</u> register is loaded with bits [63-0] of the first portion of the <u>second extended multimedia source</u> register.
- 77. (Currently Amended) A processor comprising:

basic program registers;

an address space;

floating point unit (FPU) registers;

Applicant: Patrice Roussel Attorney's Docket No.: 10559-644001 / P12488

Serial No.: 10/032,144

Filed: December 20, 2001

Page : 4 of 6

single instruction multiple data (SIMD) extension registers;

a source first extended multimedia register;

a destination second extended multimedia register; and

logic to load 64-bits of the source second extended multimedia register and return the 64-bits in a lower half of the destination first extended multimedia register and a upper half of the destination register.

- 78. (Previously presented) The processor of claim 77 in which the logic comprises:
 - a source operand; and
 - a destination operand.
- 79. (Previously presented) The processor of claim 78 in which the source operand is a memory location.
- 80. (Previously presented) The processor of claim 79 in which the memory location has a 128-bit value that represents a double floating point data type.
- 81. (Previously presented) The processor of claim 79 in which the source operand is a 128-bit source register.
- 82. (Previously presented) The processor of claim 81 in which the 128-bit source register has a 128-bit value that represents a double floating point data type.